전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8352 데이터시트(PDF) 91 Page - Wolfson Microelectronics plc

부품명 WM8352
상세설명  Wolfson AudioPlus™ Stereo CODEC with Power Management
PDF  336 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8352 데이터시트(HTML) 91 Page - Wolfson Microelectronics plc

Back Button WM8352 Datasheet HTML 87Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 88Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 89Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 90Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 91Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 92Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 93Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 94Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 95Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 336 page
background image
Production Data
WM8352
w
PD, February 2011, Rev 4.4
91
13.10 DIGITAL AUDIO INTERFACE
The audio interface enables the WM8352 to exchange audio data with other system components. It
is separate from the control interface and has four dedicated pins:
ADCDAT: Output pin for data coming from the audio ADC
DACDAT: Input pin for audio data going to the audio DAC
LRCLK: Data Left/Right alignment clock (also known as “word clock”)
BCLK: Bit clock, for synchronisation
The LRCLK and BCLK pins are outputs when the WM8352 operates as a master device and are
inputs when it is a slave device.
In order to allow the ADC and DAC to run at different sampling rates, separate ADCLRCLK and
ADCBCLK signals are both available through GPIO pins: GPIO5 (ADCLRCLK) and GPIO6 or GPIO8
(ADCBCLK). This feature also allows mixed Master/Slave operation between the ADC and DAC.
13.10.1 AUDIO DATA FORMATS
The audio interface supports six different audio data formats:
Left justified
Right justified
I2S
DSP mode A
DSP mode B
TDM Mode
In all of these formats, the MSB (most significant bit) of each data sample is transferred first and the
LSB (least significant bit) last.
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R112 (70h)
Audio
Interface
15
AIF_BCLK_INV
0
BCLK polarity
0 = normal
1 = inverted
13
AIF_TRI
0
Sets Output enables for LRCLK and
BCLK and ADCDAT to inactive state
0 = normal
1 = forces pins to Hi-Z
12
AIF_LRCLK_IN
V
0
LRCLK clock polarity
0 = normal
1 = inverted
DSP Mode – mode A/B select
0 = MSB is available on 2nd BCLK rising
edge after LRCLK rising edge (mode A)
1 = MSB is available on 1st BCLK rising
edge after LRCLK rising edge (mode B)
11:10
AIF_WL [1:0]
10
(24 bits)
Data word length
11 = 32 bits
10 = 24 bits
01 = 20 bits
00 = 16 bits
Note: When using the Right-Justified
data format (AIF_FMT=00), the
maximum word length is 24 bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com