WM8352 datasheet(115/336 Pages) WOLFSON

115 / 336 page

Production Data

WM8352

PD, February 2011, Rev 4.4

115

14.4.3

CONFIGURING THE WM8352 IN DEVELOPMENT MODE

The WM8352 can be configured in Development mode by writing to control bits that determine its

startup behaviour. The locations of these register bits are shown in Table 64 below. A typical

configuration sequence would include writes to some or all of the registers listed. If none of the

highlighted bits in any given register needs to be changed from its default, then no write to that

The configuration bits include:



Duration control bits for the /RST reset signal (RSTB_TO)



GPIO pull-up / pull-down settings and debounce times (GPn_PD, GPn_PU, GPn_DB and

GP_DBTIME)



Alternate function and input/output selection for GPIO pins (GPn_FN, GPn_DIR and

GPn_CFG)



Voltage settings for DC-DC converters and LDO regulators (DCn_VSEL and LDOn_VSEL)



Time slots for automatic start of all DC-DC converters, all LDO regulators and the Current

Limit Switch during startup (DCn_ENSLOT, LDOn_ENSLOT and LS_ENSLOT). Note that

supplies can be programmed to not start up automatically by setting the respective

_ENSLOT bits to 0000.

Typically, the final step in the sequence is a write to register R6, in order to:



Select the WM8352 device address on the primary control interface, using the DEV_ADDR

bits.



Allow the WM8352 to proceed to startup. This is achieved by setting the CONFIG_DONE

bit (R6 bit 12) to 1.



Switch the control interface back to the primary interface (if desired), so that a host

processor can communicate with the WM8352. This is achieved by setting

USE_DEV_PINS (R6 bit 15) to 0.

WM8352 데이터시트(PDF) 115 Page - Wolfson Microelectronics plc