전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8352 데이터시트(PDF) 178 Page - Wolfson Microelectronics plc

부품명 WM8352
상세설명  Wolfson AudioPlus™ Stereo CODEC with Power Management
PDF  336 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8352 데이터시트(HTML) 178 Page - Wolfson Microelectronics plc

Back Button WM8352 Datasheet HTML 174Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 175Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 176Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 177Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 178Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 179Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 180Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 181Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 182Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 336 page
background image
WM8352
Production Data
w
PD, February 2011, Rev 4.4
178
19.7 AUXADC INTERRUPTS
The AUXADC has five second-level interrupts which can trigger a first-level System Interrupt,
AUXADC_INT (see Section 24). These are described in Table 120. Each AUXADC interrupt in
Register R26 can be masked by setting the associated mask bit in Register R34.
The AUX_DATARDY_EINT interrupt indicates that new AUXADC data is ready. This bit is cleared
when Register R26 is read. Note that this bit is not cleared by reading the measured AUXADC data
in Registers R152 to R159.
The AUXADC_DCOMPn_EINT interrupts indicate that the selected AUXADC channel on Comparator
‘n’ is beyond the programmed threshold. The DCMPn_GT register bits defined in Table 119 select
whether an interrupt indicates the measured value is above the threshold or indicates the measured
value is below the threshold.
ADDRESS
BIT
LABEL
DESCRIPTION
R26 (1Ah)
Interrupt
Status 2
8
AUXADC_DATARDY_EINT
Auxiliary data ready.
(Rising Edge triggered)
Note: This bit is cleared once read.
7
AUXADC_DCOMP4_EINT
DCOMP4 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
6
AUXADC_DCOMP3_EINT
DCOMP3 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
5
AUXADC_DCOMP2_EINT
DCOMP2 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
4
AUXADC_DCOMP1_EINT
DCOMP1 interrupt.
(Rising Edge triggered)
Note: This bit is cleared once read.
R34 (22h)
Interrupt
Status 2 Mask
8:4
“IM_” + name of respective
bit in R26
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Table 120 AUXADC Interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com