전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC16F883-E/SO. 데이터시트(PDF) 206 Page - Microchip Technology

부품명 PIC16F883-E/SO.
상세설명  28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F883-E/SO. 데이터시트(HTML) 206 Page - Microchip Technology

Back Button PIC16F883-E/SO. Datasheet HTML 202Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 203Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 204Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 205Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 206Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 207Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 208Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 209Page - Microchip Technology PIC16F883-E/SO. Datasheet HTML 210Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 206 / 338 page
background image
PIC16F882/883/884/886/887
DS41291G-page 206
 2006-2012 Microchip Technology Inc.
FIGURE 13-18:
STOP CONDITION RECEIVE OR TRANSMIT MODE
13.4.12
CLOCK ARBITRATION
Clock arbitration occurs when the master, during any
receive, transmit or Repeated Start/Stop condition, de-
asserts the SCL pin (SCL allowed to float high). When
the SCL pin is allowed to float high, the Baud Rate Gen-
erator (BRG) is suspended from counting until the SCL
pin is actually sampled high. When the SCL pin is sam-
pled high, the Baud Rate Generator is reloaded with
the contents of SSPADD<6:0> and begins counting.
This ensures that the SCL high time will always be at
least one BRG rollover count, in the event that the clock
is held low by an external device (Figure 13-19).
13.4.13
SLEEP OPERATION
While in Sleep mode, the I2C module can receive
addresses or data, and when an address match or
complete byte transfer occurs, wake the processor
from Sleep (if the MSSP interrupt is enabled).
13.4.14
EFFECT OF A RESET
A Reset disables the MSSP module and terminates the
current transfer.
FIGURE 13-19:
CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE
SCL
SDA
SDA asserted low before rising edge of clock
Write to SSPCON2
Set PEN
Falling edge of
SCL = 1 for TBRG, followed by SDA = 1 for TBRG
9th clock
SCL brought high after TBRG
Note: TBRG = one Baud Rate Generator period.
TBRG
TBRG
after SDA sampled high, P bit (SSPSTAT) is set
TBRG
to set up Stop condition
ACK
P
TBRG
PEN bit (SSPCON2) is cleared by
hardware and the SSPIF bit is set
SCL
SDA
BRG overflow,
Release SCL,
If SCL = 1, load BRG with
SSPADD<6:0>, and start count
BRG overflow occurs,
Release SCL, Slave device holds SCL low
SCL = 1, BRG starts counting
clock high interval
SCL line sampled once every machine cycle (TOSC*4),
Hold off BRG until SCL is sampled high
TBRG
TBRG
TBRG
to measure high time interval



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com