전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8349EVVALDB 데이터시트(PDF) 66 Page - Freescale Semiconductor, Inc

부품명 MPC8349EVVALDB
상세설명  Integrated Host Processor Hardware Specifications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8349EVVALDB 데이터시트(HTML) 66 Page - Freescale Semiconductor, Inc

Back Button MPC8349EVVALDB Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 70Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 87 page
background image
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
66
Freescale Semiconductor
Clocking
19 Clocking
Figure 41 shows the internal distribution of the clocks.
Figure 41. MPC8349EA Clock Subsystem
The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device
is configured in PCI host or PCI agent mode. When the MPC8349EA is configured as a PCI host device,
CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (
÷2) and the multiplexors for
PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether
CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICDn] parameters select
whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.
PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to
synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN,
with equal delay to all PCI agent devices in the system, to allow the MPC8349EA to function. When the
device is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal
should be tied to GND.
Core PLL
System PLL
DDR
LBIU
LSYNC_IN
LSYNC_OUT
LCLK[0:2]
MCK[0:5]
MCK[0:5]
core_clk
e300 Core
csb_clk to Rest
CLKIN
csb_clk
6
6
DDR
Memory
Local Bus
PCI_CLK_OUT[0:7]
PCI_SYNC_OUT
PCI_CLK/
Clock
Unit
of the Device
ddr_clk
lbiu_clk
CFG_CLKIN_DIV
PCI Clock
PCI_SYNC_IN
Device
Memory
Device
/n
To Local Bus
Memory
Controller
To DDR
Memory
Controller
DLL
Clock
Div
/2
Divider
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com