| 전자부품 데이터시트 검색엔진 |
|
MPC8349EVVALDB 데이터시트(PDF) 69 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8349EVVALDB 데이터시트(HTML) 69 Page - Freescale Semiconductor, Inc |
|
69 / 87 page ![]() MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13 Freescale Semiconductor 69 Clocking As described in Section 19, “Clocking,” the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 59 and Table 60 show the expected frequency values for the CSB frequency for select csb_clk to CLKIN/PCI_SYNC_IN ratios. 0111 × 7 1000 × 8 1001 × 9 1010 × 10 1011 × 11 1100 × 12 1101 × 13 1110 × 14 1111 × 15 Table 59. CSB Frequency Options for Host Mode CFG_CLKIN_DIV at Reset1 SPMF csb_clk : Input Clock Ratio2 Input Clock Frequency (MHz)2 16.67 25 33.33 66.67 csb_clk Frequency (MHz) Low 0010 2 : 1 133 Low 0011 3 : 1 100 200 Low 0100 4 : 1 100 133 266 Low 0101 5 : 1 125 166 333 Table 58. System PLL Multiplication Factors (continued) RCWL[SPMF] System PLL Multiplication Factor |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |