MPC8349EVVALDB datasheet(18/87 Pages) FREESCALE

18 / 87 page

MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13

Freescale Semiconductor

DDR and DDR2 SDRAM

Table 19 provides the input AC timing specifications for the DDR SDRAM interface.

Figure 5 illustrates the DDR input timing diagram showing the tDISKEW timing parameter.

Figure 5. DDR Input Timing Diagram

Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of (1.8 or 2.5 V) ± 5%.

Parameter

Symbol

Min

Max

Unit

Notes

Controller Skew for MDQS—MDQ/MECC/MDM

tCISKEW

1, 2

400 MHz

–600

600

333 MHz

–750

750

—

266 MHz

–750

750

—

200 MHz

–750

750

—

Notes:

1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that

will be captured with MDQS[n]. This should be subtracted from the total timing budget.

2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be

determined by the equation: tDISKEW = ± (T/4 – abs (tCISKEW)); where T is the clock period and abs (tCISKEW) is the absolute

value of tCISKEW.

3. This specification applies only to the DDR interface.

MCK[n]

tMCK

MDQ[x]

MDQS[n]

tDISKEW

MPC8349EVVALDB 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc

MPC8349EVVALDB 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

데이터시트 다운로드

링크 URL