전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8349EVVALDB 데이터시트(PDF) 19 Page - Freescale Semiconductor, Inc

부품명 MPC8349EVVALDB
상세설명  Integrated Host Processor Hardware Specifications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8349EVVALDB 데이터시트(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8349EVVALDB Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8349EVVALDB Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 87 page
background image
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
Freescale Semiconductor
19
DDR and DDR2 SDRAM
6.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Table 20 shows the DDR and DDR2 output AC timing specifications.
Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications
At recommended operating conditions with GVDD of (1.8 or 2.5 V) ± 5%.
Parameter
Symbol 1
Min
Max
Unit
Notes
ADDR/CMD/MODT output setup with respect to MCK
tDDKHAS
ns
3
400 MHz
1.95
333 MHz
2.40
266 MHz
3.15
200 MHz
4.20
ADDR/CMD/MODT output hold with respect to MCK
tDDKHAX
ns
3
400 MHz
1.95
333 MHz
2.40
266 MHz
3.15
200 MHz
4.20
MCS(n) output setup with respect to MCK
tDDKHCS
ns
3
400 MHz
1.95
333 MHz
2.40
266 MHz
3.15
200 MHz
4.20
MCS(n) output hold with respect to MCK
tDDKHCX
ns
3
400 MHz
1.95
333 MHz
2.40
266 MHz
3.15
200 MHz
4.20
MCK to MDQS Skew
tDDKHMH
–0.6
0.6
ns
4
MDQ/MECC/MDM output setup with respect to
MDQS
tDDKHDS,
tDDKLDS
ps
5
400 MHz
700
333 MHz
775
266 MHz
1100
200 MHz
1200
MDQ/MECC/MDM output hold with respect to MDQS
tDDKHDX,
tDDKLDX
ps
5
400 MHz
700
333 MHz
900
266 MHz
1100
200 MHz
1200
MDQS preamble start
tDDKHMP
–0.5
× t
MCK – 0.6
–0.5
× t
MCK + 0.6
ns
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com