전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

VMV3 데이터시트(PDF) 145 Page - Microsemi Corporation

부품명 VMV3
상세설명  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROSEMI [Microsemi Corporation]
홈페이지  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VMV3 데이터시트(HTML) 145 Page - Microsemi Corporation

Back Button VMV3 Datasheet HTML 141Page - Microsemi Corporation VMV3 Datasheet HTML 142Page - Microsemi Corporation VMV3 Datasheet HTML 143Page - Microsemi Corporation VMV3 Datasheet HTML 144Page - Microsemi Corporation VMV3 Datasheet HTML 145Page - Microsemi Corporation VMV3 Datasheet HTML 146Page - Microsemi Corporation VMV3 Datasheet HTML 147Page - Microsemi Corporation VMV3 Datasheet HTML 148Page - Microsemi Corporation VMV3 Datasheet HTML 149Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 212 page
background image
Military ProASIC3/EL Low Power Flash FPGAs
Revision 3
2-131
Timing Characteristics
Table 2-202 • RAM4K9
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L
Parameter
Description
–1
Std. Units
tAS
Address setup time
0.35 0.41
ns
tAH
Address hold time
0.00 0.00
ns
tENS
REN_B, WEN_B setup time
0.20 0.23
ns
tENH
REN_B, WEN_B hold time
0.13 0.16
ns
tBKS
BLK_B setup time
0.32 0.38
ns
tBKH
BLK_B hold time
0.03 0.03
ns
tDS
Input data (DI) setup time
0.25 0.30
ns
tDH
Input data (DI) hold time
0.00 0.00
ns
tCKQ1
Clock High to new data valid on DO (output retained, WMODE = 0)
3.26 3.84
ns
Clock High to new data valid on DO (flow-through, WMODE = 1)
2.47 2.91
ns
tCKQ2
Clock High to new data valid on DO (pipelined)
1.24 1.46
ns
tC2CWWL
Address collision clk-to-clk delay for reliable write after write on same address –
applicable to closing edge
0.25 0.30
ns
tC2CRWH
Address collision clk-to-clk delay for reliable read access after write on same
address – applicable to opening edge
0.27 0.32
ns
tC2CRWH
Address collision clk-to-clk delay for reliable write access after read on same
address – applicable to opening edge
0.37 0.44
ns
tRSTBQ
RESET_B Low to data out Low on DO (flow-through)
1.28 1.50
ns
RESET_B Low to data out Low on DO (pipelined)
1.28 1.50
ns
tREMRSTB
RESET_B removal
0.40 0.47
ns
tRECRSTB
RESET_B recovery
2.08 2.44
ns
tMPWRSTB RESET_B minimum pulse width
0.66 0.76
ns
tCYC
Clock cycle time
6.08 6.99
ns
FMAX
Maximum frequency
164 143 MHz
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-5 on page 2-8 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com