LSM6DB0TR datasheet(33/66 Pages) STMICROELECTRONICS

33 / 66 page

DocID025603 Rev 1

33/66

LSM6DB0

Microprocessor functionality

8.6

General-purpose inputs/outputs (GPIOs)

The LSM6DB0 contains up to 11 GPIO pins each of which can be configured by software as

output, as input (either pull-up or pull-down), or as an alternate function in serial mode 0 or

serial mode1 (see Table 13). Each of the GPIOs can also be used as an external interrupt

source.

8.7

Memories

The LSM6DB0 has the following memory features:

– Flash memory with 0 wait states at 26.66 MHz and 2 wait states at 80 MHz

– SRAM with ECC for data and program access (read/write) referred to as RAM bank0

– SRAM for data and program access (read/write) referred to as RAM bank1

– Memory protection: the Flash and RAM memory banks cannot be read from or written

to by the JTAG link if the debug features are connected.

Table 13. Alternate function input/output

name

Serial mode 0

Serial mode 1

GPIO mode

Direction

Function

Direction

Function

Direction

Function

IO0

Input/Output

JTAG TMS / SW_TDIO

Input

UART CTS

Input/Output

GPIO

IO1

Input

JTAG TCK / SW_TCK

Output

UART RTS

IO2

Input/Output

I2C2_SCL

UART TXD

IO3

I2C2_SDA

Input

UART RXD

IO4

Output

JTAG TDO

None

IO5

Input

JTAG TDI

Clock input

IO6

Output

16 MHz clock

Output

32 kHz clock

IO7

Input/Output

I2C1_SCL

Input/Output

SPI SCLK

IO8

I2C1_SDA

Output

SPI output

IO9

Input

IRQ input

Input

SPI CS

IO10

SPI input

LSM6DB0TR 데이터시트(PDF) 33 Page - STMicroelectronics

LSM6DB0TR 데이터시트(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

데이터시트 다운로드

링크 URL