| 전자부품 데이터시트 검색엔진 |
|
PRIXP425BD 데이터시트(PDF) 95 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
PRIXP425BD 데이터시트(HTML) 95 Page - Intel Corporation |
|
95 / 112 page ![]() Intel® IXP42X Product Line and IXC1100 Control Plane Processor Electrical Specifications Datasheet 95 NOTES: 1. EX_ALE is not valid in simplex mode of operation. 2. Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device. 3. Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device. 4. Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears (read or write) to an external device. Data will be available during this time as well. 5. Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects, address, and data (during a write) will be held. 6. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the expansion interface. 7. One cycle is the period of the Expansion Bus clock. 8. Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in synchronous mode. 9. Timing tests were performed with a 70-pF capacitor to ground. Table 53. Intel Simplex Mode Values Symbol Parameter Min. Max. Units Notes Taddr2valcs Valid address to valid chip select 1 4 Cycles 1, 2, 7 Tdval2valwrt Write data valid prior to EXPB_IO_WRITE_N falling edge 1 4 Cycles 3, 7 Twrpulse Pulse width of the EXP_IO_WRITE_N 1 16 Cycles 4, 7 Tdholdafterwr Valid data after the rising edge of EXPB_IO_WRITE_N 1 4 Cycles 5, 7 Trdsetup Data valid required before the rising edge of EXP_IO_READ_N 5.3 14.7 ns Trdhold Data hold required after the rising edge of EXP_IO_READ_N 2ns Trecov Time required between successive accesses on the expansion interface. 116 Cycles 6 Figure 27. Motorola* Multiplexed Mode A9587-01 EX_CLK EX_ADDR EX_DATA EX_RD_N (exp_mot_rnw) EX_WR_N (exp_mot_ds_n) EX_DATA EX_ALE Valid Address T5 1-16 Cycles T4 1-4 Cycles EX_CS_N Trecov Tale2addrhold Tdval2valds EX_WR_N (exp_mot_ds_n) EX_RD_N (exp_mot_rnw) Tdhold2afterds T3 1-16 Cycles T2 1-4 Cycles T1 2-5 Cycles ALE Extended Talepulse Tale2valcs Tdspulse Address Output Data Address Input Data Multiplexed Address/Data Trdsetup Trdhold |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |