| 전자부품 데이터시트 검색엔진 |
|
PRIXP425BD 데이터시트(PDF) 32 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
PRIXP425BD 데이터시트(HTML) 32 Page - Intel Corporation |
|
32 / 112 page ![]() Intel® IXP42X Product Line and IXC1100 Control Plane Processor Functional Signal Descriptions 32 Datasheet SDM_CKE Z 1 O SDRAM Clock Enable: CKE is driving high to activate the clock to an external SDRAM and driven low to de-activate the CLK to an external SDRAM. SDM_DQM[3:0] Z 0 O SDRAM Data bus mask: DQM is used to byte select data during read/write access to an external SDRAM. Table 5. SDRAM Interface (Sheet 2 of 2) Name Power on Reset† Reset† Type† Description † For a legend of the Type codes, see Table 4 on page 30. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |