| 전자부품 데이터시트 검색엔진 |
|
LXT970ATC 데이터시트(PDF) 52 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT970ATC 데이터시트(HTML) 52 Page - Intel Corporation |
|
52 / 74 page ![]() LXT970A — Dual-Speed Fast Ethernet Transceiver 52 Datasheet Figure 23. MII - 100BASE-TX Transmit Timing / 4B Mode Table 32. MII - 100BASE-TX Transmit Timing Parameters / 4B Mode Parameter Sym Min Typ 1 Max Units2 TXD<3:0>, TX_EN, TX_ER Setup to TX_CLK High t2A 10 –– ns TXD<3:0>, TX_EN, TX_ER Hold from TX_CLK High t2B 5 –– ns TX_EN sampled to CRS asserted t2C – 34 BT TX_EN sampled to CRS de-asserted t2D – 416 BT TX_EN sampled to TPO out (Tx latency) t2E 6 10 14 BT 1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing. 2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 100BASE-T bit time = 10- 8 s or 10 ns. t2A t2B t2E t2C t2D 0ns 250ns TXCLK TX_EN TXD<3:0> CRS TPOP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |