| 전자부품 데이터시트 검색엔진 |
|
LXT970ATC 데이터시트(PDF) 69 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT970ATC 데이터시트(HTML) 69 Page - Intel Corporation |
|
69 / 74 page ![]() Dual-Speed Fast Ethernet Transceiver — LXT970A Datasheet 69 Table 51. Auto Negotiation Expansion (Address 6) Bit Name Description Type 1 Default 6.15:5 Reserved Ignore. RO 0 6.4 Parallel Detection Fault 1 = Parallel detection fault has occurred. 0 = Parallel detection fault has not occurred. RO/ LH 0 6.3 Link Partner Next Page Able 1 = Link partner is next page able. 0 = Link partner is not next page able. RO 0 6.2 Next Page Able Not Supported. RO 0 6.1 Page Received 1 = 3 identical and consecutive link code words have been received from link partner. 0 = 3 identical and consecutive link code words have not been received from link partner. RO/ LH 0 6.0 Link Partner Auto Neg Able 1 = Link partner is auto-negotiation able. 0 = Link partner is not auto-negotiation able. RO 0 1. RO = Read Only LH = Latching High (This bit remains High until read, and then returns Low). Table 52. Mirror Register (Address 16, Hex 10) Bit Name Description Type 1 Default 16.15:0 User Defined This register is intended for use in checking the MII serial port and has no effect on chip operation. R/W 0 1. R/W = Read /Write |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |