| 전자부품 데이터시트 검색엔진 |
|
ST9 데이터시트(PDF) 133 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST9 데이터시트(HTML) 133 Page - STMicroelectronics |
|
133 / 146 page ![]() 133/146 ST9 USER GUIDE 6.9 WATCHDOG TIMER Figure 49 . Watchdog Timer Block Diagram WDTIN pin Input Modes and Clock Control Logic INTCLK / 4 Prescaler and Counter Registers Control Logic WDT CLK Output Control Logic End of Count WDOUT pin NMI pin INT 0 pin INTA 0 request Reset to the core Top level interrupt request EIVR (R246, Page 0) External Interrupt Vector Register 0 0 1 1 PRS7 PRS0 WDTPR(R250 page 0) Timer / Watchdog Prescaler Register PRS Latch (read/write) R15 R0 WDTR (RR248 page 0) Timer / Watchdog 16-bit Down Counter Counter Latch (RR248 write only) 7 0 0 15 Current value (RR248 read only) PRS Current Value WCR (R252, Page 0) 0 7 Wait Control Register X WDGEN WDM2 WDM1 WDM0 WPM1 WPM0 WPM2 0 7 V7 V6 V5 V4 TLTEV IOAS EWEN TLIS ST_SP S_C INMD1 INMD2 INEN OUTEN WROUT OUTMD WDTCR (R251 page 0) Timer/Watchdog Control Register 70 ST_SP: Start/Stop bit S_C: Single-shot/Continuous INMD1,2: Input mode selection bit INEN: Input enable OUTMD: Output mode WROUT: Write Out OUTEN: Output Enable bit WDGEN: Watchdog Enable bit (active low) TLIS: Top level input selection bit IAOS: Interrupt channel A0 selection bit Top level |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |