| 전자부품 데이터시트 검색엔진 |
|
AN4013 데이터시트(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN4013 데이터시트(HTML) 29 Page - STMicroelectronics |
|
29 / 37 page ![]() DocID022500 Rev 4 29/37 AN4013 Advanced features for motor control 36 4.3.3 Locking mechanism The advanced timers registers and bits can be protected or locked in order to safeguard the application using the locking mechanism by programming the LOCK bits in the BDTR register. There are three locking levels. Note: The LOCK bits can be written only once after the reset. Once the BDTR register has been written, its content is frozen until the next reset. Table 5. Behavior of timer outputs versus Break1 and Break2 inputs Break input 1 Break input 2 OCxN output OCx output Active Inactive ON after deadtime insertion OFF Inactive Active OFF OFF Active - ON after deadtime insertion OFF Table 6. Locking levels Level 1 LOCK Level 2(1) 1. LOCK Level 2 = LOCK Level 1 + CC polarity bits (CCxP/CCxNP bits in TIMx_CCER) LOCK Level 3(2) 2. LOCK Level 3 = LOCK Level 2 + CC control bits (OCxM and OCxPE Register Bits Register Bits Register Bits CR2 OISx CR2 OISx CR2 OISx OISxN OISxN OISxN BDTR DTG[7:0] BDTR DTG[7:0] BDTR DTG[7:0] BKE BKE BKE BKP BKP BKP AOE AOE AOE - BK2E(3) 3. Bits present in STM32F30x and STM32F3x8 products lines. OSSR OSSR - BK2P(3) OSSI OSSI - BKF[3:0](3) CCER CCxP CCER CCxP - BK2F[3:0](3) CCxNP CCxNP - - - - CCMRx OCxM - - - - OCxPE |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |