전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

RM0312 데이터시트(PDF) 133 Page - STMicroelectronics

부품명 RM0312
상세설명  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 데이터시트(HTML) 133 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 129Page - STMicroelectronics RM0312 Datasheet HTML 130Page - STMicroelectronics RM0312 Datasheet HTML 131Page - STMicroelectronics RM0312 Datasheet HTML 132Page - STMicroelectronics RM0312 Datasheet HTML 133Page - STMicroelectronics RM0312 Datasheet HTML 134Page - STMicroelectronics RM0312 Datasheet HTML 135Page - STMicroelectronics RM0312 Datasheet HTML 136Page - STMicroelectronics RM0312 Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 275 page
background image
DocID022352 Rev 3
133/275
RM0312
16-bit general purpose timer (TIM2/TIM3)
170
Figure 55. Output stage of channel 1
17.5.5
Forced output mode
In output mode (CCiS bits = 0b00 in the TIMx_CCMRi register) where i is the channel
number, each output compare signal can be forced to high or low level directly by software,
independently of any comparison between the output compare register and the counter.
To force an output compare signal to its active level, you just need to write ‘101’ in the OCiM
bits in the corresponding TIMx_CCMRi register. Thus OCiREF is forced high (OCiREF is
always active high) and the OCi output is forced to high or low level depending on the CCiP
polarity bit.
For example: CCiP=0 (OCi active high) => OCi is forced to high level.
The OCiREF signal can be forced low by writing the OCiM bits to 0b100 in the
TIMx_CCMRx register.
Anyway, the comparison between the TIMx_CCRi shadow register and the counter is still
performed and allows the flag to be set. Interrupt requests can be sent accordingly. This is
described in the Output Compare Mode section below.
17.5.6
Output compare mode
This function is used to control an output waveform or indicate when a period of time has
elapsed.
When a match is found between the capture/compare register and the counter:
•
Depending on the output compare mode, the corresponding OCi output pin:
–
keeps its level (OCiM=0b000),
–
is set active (OCiM=0b001),
–
is set inactive (OCiM=0b010)
–
or toggles (OCiM=0b011)
•
Sets a flag in the interrupt status register (CCiIF bit in the TIMx_SR1 register).
•
Generates an interrupt if the corresponding interrupt mask is set (CCiIE bit in the
TIMx_IER register).
The output compare mode is defined by the OCiM bits in the TIMx_CCMRi register. The
active or inactive level polarity is defined by the CCiP bit in the TIMx_CCERi register.
Output Mode
Counter
> CCR1
Counter
= CCR1
Controller
TIMx_CCMR1
OC1M[2:0]
OC1REF
0
1
CC1P
TIMx_CCER1
Output
Enable
Circuit
OC1
CC1E TIMx_CCER1
ETR
OSSI
TIMx_BKR
MOE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com