전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

UPD75P4308GS 데이터시트(PDF) 39 Page - NEC

부품명 UPD75P4308GS
상세설명  4-BIT SINGLE-CHIP MICROCONTROLLER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NEC [NEC]
홈페이지  http://www.nec.com/
Logo NEC - NEC

UPD75P4308GS 데이터시트(HTML) 39 Page - NEC

Back Button UPD75P4308GS Datasheet HTML 35Page - NEC UPD75P4308GS Datasheet HTML 36Page - NEC UPD75P4308GS Datasheet HTML 37Page - NEC UPD75P4308GS Datasheet HTML 38Page - NEC UPD75P4308GS Datasheet HTML 39Page - NEC UPD75P4308GS Datasheet HTML 40Page - NEC UPD75P4308GS Datasheet HTML 41Page - NEC UPD75P4308GS Datasheet HTML 42Page - NEC UPD75P4308GS Datasheet HTML 43Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 60 page
background image
µPD75P4308
39
Serial transfer operation
2-wire and 3-wire serial I/O modes (SCK ··· internal clock output): (TA = –40 to +85˚C, VDD = 1.8 to 5.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK cycle time
tKCY1
VDD = 2.7 to 5.5 V
1300
ns
3800
ns
SCK high-, low-level
tKL1, tKH1
VDD = 2.7 to 5.5 V
tKCY1/2–50
ns
widths
tKCY1/2–150
ns
SINote 1 setup time (to SCK
↑)tSIK1
VDD = 2.7 to 5.5 V
150
ns
500
ns
SINote 1 hold time (from SCK
↑)tKSI1
VDD = 2.7 to 5.5 V
400
ns
600
ns
SCK
↓ → SONote 1 output
tKSO1
RL = 1 k
Ω,VDD = 2.7 to 5.5 V
0
250
ns
delay time
CL = 100 pFNote 2
0
1000
ns
Notes 1. In the 2-wire serial I/O mode, read SB0 instead.
2. RL and CL are the load resistance and load capacitance of the SO output line.
2-wire and 3-wire serial I/O modes (SCK ··· external clock input): (TA = –40 to +85˚C, VDD = 1.8 to 5.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK cycle time
tKCY2
VDD = 2.7 to 5.5 V
800
ns
3200
ns
SCK high-, low-level
tKL2, tKH2
VDD = 2.7 to 5.5 V
400
ns
widths
1600
ns
SINote 1 setup time (to SCK
↑)tSIK2
VDD = 2.7 to 5.5 V
100
ns
150
ns
SINote 1 hold time (from SCK
↑)tKSI2
VDD = 2.7 to 5.5 V
400
ns
600
ns
SCK
↓ → SONote 1 output
tKSO2
RL = 1 k
Ω,VDD = 2.7 to 5.5 V
0
300
ns
delay time
CL = 100 pFNote 2
0
1000
ns
Notes 1. In the 2-wire serial I/O mode, read SB0 instead.
2. RL and CL are the load resistance and load capacitance of the SO output line.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com