PEB2256HT datasheet(43/490 Pages) INFINEON

43 / 490 page

FALC56 V1.2

PEB 2256

Pin Descriptions

Data Sheet

2002-08-27

RPA

RPB

RPC

RPD

Frame Synchronous Pulse (RFSP)

PC(1:4).RPC(2:0) = 111

Active low framing pulse derived from the

received PCM route signal (line side, RCLK).

During loss of synchronization (bit

FRS0.LFA = 1), this pulse is suppressed (not

influenced during alarm simulation).

Pulse frequency: 8 kHz

Pulse width: 488 ns (E1) or 648 ns (T1/J1).

System Interface Transmit

XDI

Transmit Data In

Transmit data received from the system

highway. Latching of data is done with rising or

falling transitions of SCLKX according to bit

SIC3.RESX.

The delay between the beginning of time slot 0

and the initial edge of SCLKX (after SYPX

goes active) is determined by the registers

XC(1:0).

In higher (more than 1.544/2.048 Mbit/s) data

rates sampling of data is defined by bits

SIC2.SICS(2:0).

SCLKX

I + PU

System Clock Transmit

Working clock for the transmit system interface

with a frequency of 16.384/8.192/4.096/2.048

in E1 mode and 16.384/8.192/4.096/2.048

MHz (SIC2.SSC2 = 0) or 12.352/6.176/3.088/

1.544 MHz (SIC2.SSC2 = 1) in T1/J1 mode.

Table 4

Pin Definitions - System Interface (cont’d)

No.

Ball

No.

Symbol

Input (I)

Output (O)

Supply (S)

Function

PEB2256HT 데이터시트(PDF) 43 Page - Infineon Technologies AG

PEB2256HT 데이터시트(HTML) 43 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL