| 전자부품 데이터시트 검색엔진 |
|
PEB2256HT 데이터시트(PDF) 59 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEB2256HT 데이터시트(HTML) 59 Page - Infineon Technologies AG |
|
59 / 490 page ![]() FALC56 V1.2 PEB 2256 Functional Description E1/T1/J1 Data Sheet 59 2002-08-27 3.3.3 Master Clocking Unit The FALC56 provides a flexible clocking unit, which references to any clock in the range of 1.02 to 20 MHz supplied on pin MCLK. The clocking unit has to be tuned to the selected reference frequency by setting the global clock mode registers GCM(6:1) accordingly. The calculation formulas for the appropriate register settings can be found in Chapter 9.2 on page 217 or Chapter 10.2 on page 334. A calculation tool is available to evaluate the required register settings automatically (see Chapter 13.3 on page 481). All required clocks for E1 or T1/J1 operation are generated by this circuit internally. The global setting depends only on the selected master clock frequency and is the same for E1 and T1/J1 because both clock rates are provided simultaneously. To meet the E1 requirements the MCLK reference clock must have an accuracy of better than ± 32 ppm. The synthesized clock can be controlled on pins CLK1, CLK2, RCLK, SCLKR and XCLK. . Figure 12 Flexible Master Clock Unit Flexible Master Clock Unit GCM1...GCM6 MCLK E1 Clocks T1 / J1 Clocks F0116 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |