AT90LS4433-4AI datasheet(18/126 Pages) ATMEL

18 / 126 page

AT90S/LS4433

1042H–AVR–04/03

Note:

1. Reserved and unused locations are not shown in the table.

All AT90S4433 I/Os and peripherals are placed in the I/O space. The I/O locations are

accessed by the IN and OUT instructions transferring data between the 32 general pur-

pose working registers and the I/O space. I/O Registers within the address range $00 -

$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the

value of single bits can be checked by using the SBIS and SBIC instructions. Refer to

the instruction set section for more details. When using the I/O specific commands IN

and OUT, the I/O addresses $00 - $3F must be used. When addressing I/O Registers as

SRAM, $20 must be added to this address. All I/O Register addresses throughout this

document are shown with the SRAM address in parentheses.

For compatibility with future devices, reserved bits should be written to zero when

accessed. Reserved I/O memory addresses should never be written.

Some of the Status Flags are cleared by writing a logical “1” to them. Note that the CBI

and SBI instructions will operate on all bits in the I/O Register, writing a one back into

any flag read as set, thus clearing the flag. The CBI and SBI instructions work with reg-

isters $00 to $1F only.

The I/O and Peripherals Control Registers are explained in the following sections.

$17 ($37)

DDRB

Data Direction Register, Port B

$16 ($36)

PINB

Input Pins, Port B

$15 ($35)

PORTC

Data Register, Port C

$14 ($34)

DDRC

Data Direction Register, Port C

$13 ($33)

PINC

Input Pins, Port C

$12 ($32)

PORTD

Data Register, Port D

$11 ($31)

DDRD

Data Direction Register, Port D

$10 ($30)

PIND

Input Pins, Port D

$0F ($2F)

SPDR

SPI I/O Data Register

$0E ($2E)

SPSR

SPI Status Register

$0D ($2D)

SPCR

SPI Control Register

$0C ($2C)

UDR

UART I/O Data Register

$0B ($2B)

UCSRA

UART Control and Status Register A

$0A ($2A)

UCSRB

UART Control and Status Register B

$09 ($29)

UBRR

UART Baud Rate Register

$08 ($28)

ACSR

Analog Comparator Control and Status Register

$07 ($27)

ADMUX

ADC Multiplexer Select Register

$06 ($26)

ADCSR

ADC Control and Status Register

$05 ($25)

ADCH

ADC Data Register High

$04 ($24)

ADCL

ADC Data Register Low

$03 ($23)

UBRRHI

UART Baud Rate Register High

Table 2. AT90S4433 I/O Space

(1) (Continued)

I/O Address

(SRAM Address)

Name

Function

AT90LS4433-4AI 데이터시트(PDF) 18 Page - ATMEL Corporation

AT90LS4433-4AI 데이터시트(HTML) 18 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL