| 전자부품 데이터시트 검색엔진 |
|
MB9B360R 데이터시트(PDF) 88 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB9B360R 데이터시트(HTML) 88 Page - Cypress Semiconductor |
|
88 / 166 page ![]() Document Number: 002-04872 Rev.*A Page 88 of 166 MB9B360R Series Separate Bus Access Synchronous SRAM Mode (VCC = 2.7V to 5.5V, VSS = 0V) Parameter Symbol Pin name Conditions Value Unit Min Max Address delay time tAV MCLK, MAD[24:0] VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 MCSX delay time tCSL MCLK, MCSX[7:0] VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 tCSH VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 MOEX delay time tREL MCLK, MOEX VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 tREH VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 Data set up →MCLK↑ time tDS MCLK, MADATA[15:0] VCC ≥ 4.5V 19 - ns VCC < 4.5V 37 MCLK↑→ Data hold time tDH MCLK, MADATA[15:0] VCC ≥ 4.5V 0 - ns VCC < 4.5V MWEX delay time tWEL MCLK, MWEX VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 tWEH VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 MDQM[1:0] delay time tDQML MCLK, MDQM[1:0] VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 tDQMH VCC ≥ 4.5V 1 9 ns VCC < 4.5V 12 MCLK↑→ Data output time tODS MCLK, MADATA[15:0] VCC ≥ 4.5V MCLK+1 MCLK+18 ns VCC < 4.5V MCLK+24 MCLK↑→ Data hold time tOD MCLK, MADATA[15:0] VCC ≥ 4.5V 1 18 ns VCC < 4.5V 24 Note: When the external load capacitance CL = 30pF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |