MB9B360R datasheet(112/166 Pages) CYPRESS

112 / 166 page

Document Number: 002-04872 Rev.*A

Page 112 of 166

MB9B360R Series

When using synchronous serial chip select (SPI = 1, SCINV = 1, MS=0, CSLVL=0)

(VCC = 2.7V to 5.5V, VSS = 0V)

Parameter

Symbol

Conditions

VCC < 4.5V

VCC ≥ 4.5V

Unit

Min

Max

Min

Max

SCS

↑→SCK↑setup time

tCSSI

Internal shift

clock operation

(*1)-50

(*1)+0

(*1)-50

(*1)+0

SCK

↓→SCS↓ hold time

tCSHI

(*2)+0

(*2)+50

(*2)+0

(*2)+50

SCS deselect time

tCSDI

(*3)-50

+5tCYCP

(*3)+50

+5tCYCP

(*3)-50

+5tCYCP

(*3)+50

+5tCYCP

SCS

↑→SCK↑setup time

tCSSE

External shift

clock operation

3tCYCP+30

SCK

↓→SCS↓ hold time

tCSHE

SCS deselect time

tCSDE

3tCYCP+30

SCS

↑→SOT delay time

tDSE

SCS

↓→SOT delay time

tDEE

(*1): CSSU bit value×serial chip select timing operating clock cycle [ns]

(*2): CSHD bit value×serial chip select timing operating clock cycle [ns]

(*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

Notes:

• tCYCP indicates the APB bus clock cycle time.

About the APB bus number which UART is connected to, see “Block Diagram” in this datasheet.

• About CSSU, CSHD, CSDS, serial chip select timing operating clock, see “FM4 Family Peripheral Manual”.

• When the external load capacitance CL = 30pF.

MB9B360R 데이터시트(PDF) 112 Page - Cypress Semiconductor

MB9B360R 데이터시트(HTML) 112 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL