전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TUSB3410 데이터시트(PDF) 56 Page - Texas Instruments

Click here to check the latest version.
부품명 TUSB3410
상세설명  USB TO SERIAL PORT CONTROLLER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TUSB3410 데이터시트(HTML) 56 Page - Texas Instruments

Back Button TUSB3410 Datasheet HTML 52Page - Texas Instruments TUSB3410 Datasheet HTML 53Page - Texas Instruments TUSB3410 Datasheet HTML 54Page - Texas Instruments TUSB3410 Datasheet HTML 55Page - Texas Instruments TUSB3410 Datasheet HTML 56Page - Texas Instruments TUSB3410 Datasheet HTML 57Page - Texas Instruments TUSB3410 Datasheet HTML 58Page - Texas Instruments TUSB3410 Datasheet HTML 59Page - Texas Instruments TUSB3410 Datasheet HTML 60Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 92 page
background image
7–10
7.1.14 MASK: UART Interrupt-Mask Register (Addr:FFAB)
This register controls the UARTs interrupt sources.
765
4
3
2
1
0
RSV
RSV
RSV
RSV
RSV
RRIE
SIE
MIE
R/O
R/O
R/O
R/O
R/O
R/W
R/W
R/W
BIT
NAME
RESET
FUNCTION
0
MIE
0
This bit controls the UART-modem interrupt.
MIE = 0
MIE = 1
Modem interrupt is disabled
Modem interrupt is enabled
1
SIE
0
This bit controls the UART-status interrupt.
SIE = 0
MIE = 1
Status interrupt is disabled
Status interrupt is enabled
2
TRI
0
This bit controls the UART-TxE/RxF interrupts
TRIE = 0
TRIE = 1
TxE/RxF interrupts are disabled
TxE/RxF interrupts are enable
7–3
RSV
0
Reserved = 0
7.2
UART Data Transfer
Figure 7–2 illustrates the data transfer between the UART and the host using the DMA controller and the USB buffer
manager (UBM). A buffer of 512 bytes is reserved for buffering the UART channel (transmit and receive buffers). The
UART channel has 64 bytes of double-buffer space (X- and Y-buffer). When the DMA writes to the X-buffer, the UBM
reads from the Y-buffer. Similarly, when the DMA reads from the X-buffer, the UBM writes to the Y-buffer. The DMA
channel is configured to operate in the continuous mode (by setting DMACDR[CNT] = 1). Once the MCU enables
the DMA, data transfer toggles between the UMB and the DMA without MCU intervention. See IN transaction
(TUSB3410 to host) for DMA transfer-termination condition.
7.2.1
Receiver Data Flow
The UART receiver has a 32-byte FIFO. The receiver FIFO has two trigger levels. One is the high-level mark (HALT),
which is set to 28 bytes, and the other is the low-level mark (RESUME), which is set to 4 bytes. When the HALT mark
is reached, either the RTS pin goes high or Xoff is transmitted (depending on the auto setting). When the FIFO
reaches the RESUME mark, then either the RTS pin goes low or Xon is transmitted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com