| 전자부품 데이터시트 검색엔진 |
|
TUSB3410 데이터시트(PDF) 62 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB3410 데이터시트(HTML) 62 Page - Texas Instruments |
|
62 / 92 page ![]() 9–2 9.1.3 VECINT: Vector Interrupt Register (Addr:FF92) This register contains a vector value, which identifies the internal interrupt source that trapped to location 0003H. Writing (any value) to this register removes the vector and updates the next vector value (if another interrupt is pending). Note: the vector value is offset; therefore, its value is in increments of two (bit 0 is set to 0). When no interrupt is pending, the vector is set to 00h (see Table 9–2). As shown, the interrupt vector is divided to two fields: I[2:0] and G[3:0]. The I field defines the interrupt source within a group (on a first-come-first-served basis). In the G field, which defines the group number, group G0 is the lowest, and G15 is the highest priority. 765 4 3 2 1 0 G3 G2 G1 G0 I2 I1 I0 0 R/O R/O R/O R/O R/O R/O R/O R/O BIT NAME RESET FUNCTION 3–1 I[2:0] 0H This field defines the interrupt source in a given group. See Table 9–2. Bit 0 = 0 always; therefore, vector values are offset by two. 7–4 G[3:0] 0H This field defines the interrupt group. I[2:0] and G[3:0] combine to produce the actual interrupt vector. Table 9–2. Vector Interrupt Values G[3:0] (Hex) I[2:0] (Hex) VECTOR (Hex) INTERRUPT SOURCE 0 0 00 No interrupt 1 0 10 Not used 1 1 1 1 2 3 12 14 16 Output endpoint-1 Output endpoint-2 Output endpoint-3 2 0 20 Not used 2 2 2 3 3 3 3 3 3 3 3 1 2 3 0 1 2 3 4 5 6 7 22 24 26 30 32 34 36 38 3A 3C 3E Input endpoint-1 Input endpoint-2 Input endpoint-3 STPOW packet received SETUP packet received RESERVED RESERVED RESR interrupt SUSR interrupt RSTR interrupt Reserved 4 4 4 4 0 1 2 3 40 42 44 46 I2C TXE interrupt I2C RXF interrupt Input endpoint-0 Output endpoint-0 4 4–7 48 → 4E Not used 5 5 5 0 1 4–7 50 52 58 → 5E UART status interrupt UART modem interrupt Not used 6 6 6 7 0 1 4–7 5–7 60 62 68 → 6E 70 → 7E UART RXF interrupt UART TXE interrupt Not used Not used 8 8 8 0 2 5–7 80 84 88–8E DMA1 interrupt DMA3 interrupt Not used 9–15 X 90 → FE Not used |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |