전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AT86RF211DAI-R 데이터시트(PDF) 42 Page - ATMEL Corporation

부품명 AT86RF211DAI-R
상세설명  FSK Transceiver for ISM Radio Applications
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT86RF211DAI-R 데이터시트(HTML) 42 Page - ATMEL Corporation

Back Button AT86RF211DAI-R Datasheet HTML 38Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 39Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 40Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 41Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 42Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 43Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 44Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 45Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 46Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 48 page
background image
42
AT86RF211
1942C–WIRE–06/02
Digital CMOS DC
Characteristics
Unless otherwise specified, data is given for T = 25°C, V
SUPPLY =2.7V
Note:
1. For digital CMOS pins : SDATA, DATAMSG, DATACLK, WAKEUP.
2. For digital CMOS pins: SLE, SCK, SDATA
3. For digital CMOS pins: DATAMSG
Note:
These timings refer to the Figure 33 on page 25.
Name
Parameter
Conditions
Min
Typ
Max
Units
Vil
CMOS low level input voltage
- Normal input
(2)
- Schmitt trigger input
(3)
0.3*Vcc
0.2*Vcc
V
V
Vih
CMOS high level input voltage
- Normal input
(2)
- Schmitt trigger input
(3)
0.7*Vcc
0.85*Vcc
V
V
Vol
CMOS low level output voltage
(1)
Iol = 1 mA
0.2*Vcc
V
Voh
CMOS high level output voltage
(1)
Ioh = - 1 mA
0.8*Vcc
V
• Timings
Name
Parameter
Conditions
Min
Typ
Max
Units
tr = tf
CMOS rise/fall times
C
L =50pF;20% to80%
30
ns
F
SCK frequency
0
5
MHz
T
SCK period
200
ns
tw
SCK low or high time
60
ns
tsd
SDATA setup before SCK rising
40
ns
thd
SDATA hold after SCK rising
40
ns
tpd
SDATA output propagation delay after SCK falling
(read mode) (C
L =30pF)
250
ns
tpzon
Delay to switch SDATA to output after SCK falling
(read mode)
350
ns
tdle
Minimum delay between an edge of SLE and an
edge of SCK
40
ns
tpzd
Delay to switch SDATA to input (tri-state) after SLE
rising (read mode)
40
ns
C
L
(1)
Max load for CMOS output pins
50
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com