VT82C596 datasheet(24/96 Pages) ETC

24 / 96 page

VT82C596B

Revision 0.3 June 17, 1999

-18-

Pinouts

7HFKQRORJLHV ,QF

:H &RQQHFW

Power Management

Signal Name

Pin #

I/O

Signal Description

PWRBTN#

U20

Power Button. Used by the Power Management subsystem to monitor an

external system on/off button or switch. The VT82C596B performs a 200us

debounce of this input if Rx40[5] is set to 1.

This input is referenced to

VCCSUS.

SLPBTN# / GPI13

ACPI Sleep Button. General purpose input 13, but also functions as the ACPI

sleep button if bit-9 of register 0 of ACPI I/O Space (Function 3) is enabled.

RCIN#

N20

Reset CPU.

This signal from an optional external keyboard controller (if

used) causes an INIT signal to be generated to the CPU.

RSMRST#

M17

Resume Reset. Resets the internal logic connected to the VCCSUS power

plane and also resets portions of the internal RTC logic.

EXTSMI#

V20

IOD

External System Management Interrupt. When enabled to allow it, a falling

edge on this input causes an SMI# to be generated to the CPU to enter SMI

mode. Once asserted, this pin should be held low for at least four PCICLKs.

The VT82C596B also asserts EXTSMI# in response to SMI# being activated

within the Serial IRQ function. This pin should be connected to an external

pullup.

PCIREQ[A-D]#

E10, A11,

B11, C11

Power Management PCI Requests. Used by internal power management to

monitor PCI requests for use of the PCI bus.

VT82C596 데이터시트(PDF) 24 Page - List of Unclassifed Manufacturers

VT82C596 데이터시트(HTML) 24 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL