VT82C596 datasheet(35/96 Pages) ETC

35 / 96 page

VT82C596B

Revision 0.3 June 17, 1999

-29-

7HFKQRORJLHV ,QF

:H &RQQHFW

Legacy I/O Ports

This group of registers includes the DMA Controllers,

Interrupt Controllers, and Timer/Counters as well as a number

of miscellaneous ports originally implemented using discrete

logic on original PC/AT motherboards. All of the registers

listed are integrated on-chip. These registers are implemented

in a precise manner for backwards compatibility with previous

generations of PC hardware.

These registers are listed for

information purposes only.

Detailed descriptions of the

actions and programming of these registers are included in

numerous

industry

publications

(duplication

that

information here is beyond the scope of this document). All of

these registers reside in I/O space.

Port 61 - Misc Functions & Speaker Control .................RW

Reserved

........................................ always reads 0

IOCHCK# Active ................................................. RO

This bit is set when the ISA bus IOCHCK# signal is

asserted. Once set, this bit may be cleared by setting

bit-3 of this register.

Bit-3 should be cleared to

enable recording of the next IOCHCK#. IOCHCK#

generates NMI to the CPU if NMI is enabled.

Timer/Counter 2 Output ..................................... RO

This bit reflects the output of Timer/Counter 2

without any synchronization.

Refresh Detected .................................................. RO

This bit toggles on every rising edge of the ISA bus

REFRESH# signal.

IOCHCK# Disable .............................................. RW

Enable IOCHCK# assertions..................default

Force IOCHCK# inactive and clear any

“IOCHCK# Active” condition in bit-6

Reserved

........................................ RW, default=0

Speaker Enable.................................................... RW

Disable ...................................................default

Enable Timer/Ctr 2 output to drive SPKR pin

Timer/Counter 2 Enable..................................... RW

Disable ...................................................default

Enable Timer/Counter 2

Port 92h - System Control................................................ RW

7-6

Hard Disk Activity LED Status

Off

.................................................... default

1-3 On

5-4

Reserved

........................................ always reads 0

Power-On Password Bytes Inaccessable .. default=0

Reserved

........................................ always reads 0

A20 Address Line Enable

A20 disabled / forced 0 (real mode) ...... default

A20 address line enabled

High Speed Reset

0Normal

Briefly pulse system reset to switch from

protected mode to real mode

VT82C596 데이터시트(PDF) 35 Page - List of Unclassifed Manufacturers

VT82C596 데이터시트(HTML) 35 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL