STA310 datasheet(47/90 Pages) STMICROELECTRONICS

47 / 90 page

47/90

STA310

RVDLY

Right VCR channel delay

Address: 0xB0

Type: R/W

Software Reset: NC

Hardware Reset: UND

Description:

Delay on right VCR channel, expressed in number of

group of 16 samples. RSDLY = delay (ms) * Fs (kHz)

/ 16.

When only one VCR channel is used, this register

must be reset at initialization.

UPDATE

PCM delay update

Address: 0x5D

Type: R/W

Software Reset: 0

Hardware Reset 0

Description:

9.8 SPDIF output set-up

SPDIF_CMD

SPDIF control

Address: 0x5E

Type: R/W

Software Reset: NC

Hardware Reset: UND

This register controls the SPDIF mode:

Description:

SPDIF_CAT

Category code

321

DLY

Bitfield

Description

DLY

This bit must be set to 1 to force the DSP to

update its delays values (read from the audio

delay registers).

0: Delay values held in the audio delay

registers are NOT updated in the DSP

(i.e. the DSP will keep the delay values set

previously)

1: The delay values held in the audio delay

registers are updated in the DSP (i.e. the

DSP will use the new values). This bit is

automatically reset to zero after it the update

has been carried out.

Set to “0”

AUX

reserved

SPDIF_MODE[1:0]

Bitfield

Description

SPDIF_MODE[1:0]

AUX = ’0’

00: OFF, the IEC60958 is not working and the output line is idle,

01: MUTE, the outputs are PCM null data,

10: PCM, the outputs are PCM data and only the Left/Right channels are transmitted,

11: EMC, in this "encoded" mode the compressed bitstream is transmitted in IEC61937

standard.

SPDIF_MODE[1:0]

AUX = ’1’

10: PCM, the outputs are PCM data and only the "VCR" channels are transmitted.

All other values are reserved.

543210

CATCODE

STA310 데이터시트(PDF) 47 Page - STMicroelectronics

STA310 데이터시트(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL