전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GC2011A 데이터시트(PDF) 44 Page - Texas Instruments

부품명 GC2011A
상세설명  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

GC2011A 데이터시트(HTML) 44 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 40Page - Texas Instruments GC2011A Datasheet HTML 41Page - Texas Instruments GC2011A Datasheet HTML 42Page - Texas Instruments GC2011A Datasheet HTML 43Page - Texas Instruments GC2011A Datasheet HTML 44Page - Texas Instruments GC2011A Datasheet HTML 45Page - Texas Instruments GC2011A Datasheet HTML 46Page - Texas Instruments GC2011A Datasheet HTML 47Page - Texas Instruments GC2011A Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 50 page
background image
Texas Instruments Incorporated
- 40 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
7.5
AC CHARACTERISTICS
Table 20: AC Characteristics (-40 TO +85oC Ambient, unless noted)
PARAMETER
SYMBOL
3.1V to 3.5V
UNITS
NOTES
MIN
MAX
Clock Frequency
FCK
0.01
106
MHz
2, 3
Clock low period (Below VIL)tCKL
3.8
ns
2
Clock high period (Above VIH)tCKH
3.6
ns
2
Data setup before CK goes high
(AI, BI, SI, SN or CKEN)
tSU
3.0
ns
2
Data hold time after CK goes high
tHD
1.0
ns
2
Data output delay from rising edge of CK.
(AO, BO, DAV, or SO)
tDLY
1.0
8.0
ns
2,4
Data to tristate delay
(AO, BO, AOF or BOF to hiZ from AOE or BOE)
tDZ
2.0
5.0
1
Tristate to data output delay
(AO, BO, AOF, or BOF valid from AOE or BOE)
tZD
3.0
Note 1
8.0
Note 2
ns
4
Control Setup before CE and RE, or WE go low (A, WE during
read, and A, RE, C during write) See Figure 3.
tCSU
5.0
ns
2
Control hold after CE,RE, or WE go high (A, WE during read,
and A, RE, C during write) See Figure 3.
tCHD
5.0
ns
2
Control enable CE or WE pulse width
(Write operation) See Figure 3.
tCSPW
30.0
ns
2,5
Control output delay CE and RE low to C
(Read Operation) See Figure 3.
tCDLY
35.0
ns
2,6
Control tristate delay after CE or RE go high. See Figure 3.
tCZ
10.0
ns
1
Quiescent supply current
(VIN=0 or VCC, FCK = 0, or POWER_DOWN=1)
ICCQ
2.0
mA
1
Supply current
(FCK = 80 MHz)
ICC
500.0
mA
2, 7
Notes:
1. Controlled by design and process and not directly tested. Verified on initial part evaluation.
2. Each part is tested at 85 deg C for the given specification.
3. The chip may not operate properly at clock frequencies below MIN and MAX.
4. Capacitive output load is 20pf. Delays are measured from the rising edge of the clock to the output level rising
above or falling below 1.3v.
5. tCSPW must be at least five clock cycles wide if the SYNC_COEF control bit is set (See Section 6.3).
6. Capacitive output load is 80pf.
7. Current changes linearly with voltage and clock speed.
Icc (MAX)
VCC
3.3
------------

 FCK
80M
-----------


500mA
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com