전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GC2011A 데이터시트(PDF) 19 Page - Texas Instruments

부품명 GC2011A
상세설명  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

GC2011A 데이터시트(HTML) 19 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 15Page - Texas Instruments GC2011A Datasheet HTML 16Page - Texas Instruments GC2011A Datasheet HTML 17Page - Texas Instruments GC2011A Datasheet HTML 18Page - Texas Instruments GC2011A Datasheet HTML 19Page - Texas Instruments GC2011A Datasheet HTML 20Page - Texas Instruments GC2011A Datasheet HTML 21Page - Texas Instruments GC2011A Datasheet HTML 22Page - Texas Instruments GC2011A Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 50 page
background image
Texas Instruments Incorporated
- 15 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
3.2
HALF RATE
The number of taps in the filter can be doubled if the data rate into and out of the chip is one half the clock rate.
In this mode each filter cell stores two filter coefficients and performs two tap multiplications per output sample. The
cells’ delay lines are adjusted so that two feed-forward and two feedback data samples are delayed within each filter
cell. The accumulator at the end of the filter path sums the products to give the half rate output. The chip is configured
in the half rate mode using the control settings shown in Table 3.
The coefficients can be stored in coefficient registers 0 and 1 in each filter cell or registers 2 and 3. To store
coefficients h(k) in registers 0 and 1 of each filter cell use memory addresses:
BASE+2*k
for k even and
BASE+2*k-1
for k odd.
To use registers 2 and 3 store the coefficients in addresses
BASE+2*k+2
for k even and
BASE+2*k+1
for k odd.
Where BASE is 128 for A-path or cascaded filters, and is 192 for B-path filters.
To switch from using registers 0 and 1 to registers 2 and 3 add 0020HEX to the REG0 values shown in Table
3. Register switching is synchronized by the chip to the clock in order to prevent unwanted transients.
Table 3: Half Rate Mode Control Register Settings
Symmetry
Dual Path or
Cascaded
# of Taps
(N)
A-PATH
B-PATH
Cascade
Latency
REG0
REG1
REG0
REG1
REG
None
Dual
32
638B
AE00
438B
AE00
2000
46
Cascaded
64
638B
AE28
438B
AE00
5E00
62
Even
Dual
64
638B
A218
438B
A218
2000
46
Cascaded
128
638B
A228
438B
A218
5E00
62
Odd
Dual
63
638B
A294
438B
A294
2000
46
Cascaded
127
638B
A2A8
438B
A294
5E00
62



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com