 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LAN8741Ai-EN 데이터시트(PDF) 90 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN8741Ai-EN 데이터시트(HTML) 90 Page - Microchip Technology |
|
|
90 / 106 page  LAN8741A/LAN8741Ai DS00001988A-page 90 2013-2015 Microchip Technology Inc. Note 1: 40 ns for 100BASE-TX operation, 400 ns for 10BASE-T operation. 2: Timing was designed for system load between 10 pF and 25 pF. FIGURE 5-4: MII TRANSMIT TIMING TABLE 5-10: MII TRANSMIT TIMING VALUES Symbol Description Min. Typ. Max. Unit Note tclkp TXCLK period (see Note 1)ns tclkh TXCLK high time tclkp * 0.4 tclkp * 0.6 ns tclkl TXCLK low time tclkp * 0.4 tclkp * 0.6 ns tsu TXD[3:0], TXEN, TXER setup time to rising edge of TXCLK 12.0 ns (see Note 2) thold TXD[3:0], TXEN, TXER hold time after rising edge of TXCLK 0ns (see Note 2) t1 TXCLK rising edge after TXEN assertion to RXDV assertion (100 Mbps internal loopback mode) 160 162 ns (see Note 2) tsu tclkh tclkl tclkp thold tsu thold thold tsu thold TXCLK (OUTPUT) TXD[3:0] (INPUTS) TXEN, TXER (INPUTS) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
