전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN8741Ai-EN 데이터시트(PDF) 92 Page - Microchip Technology

부품명 LAN8741Ai-EN
상세설명  Small Footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver with HP Auto-MDIX and flexPWR짰 Technology
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN8741Ai-EN 데이터시트(HTML) 92 Page - Microchip Technology

Back Button LAN8741Ai-EN Datasheet HTML 88Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 89Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 90Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 91Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 92Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 93Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 94Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 95Page - Microchip Technology LAN8741Ai-EN Datasheet HTML 96Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 106 page
background image
LAN8741A/LAN8741Ai
DS00001988A-page 92
2013-2015 Microchip Technology Inc.
5.6.4
RMII INTERFACE TIMING
This section specifies the RMII interface transmit and receive timing.
Note 1: Timing was designed for system load between 10 pF and 25 pF.
Note:
The CRS_DV pin performs both carrier sense and data valid functions. CRS_DV is asserted asynchro-
nously on detection of carrier due to the criteria relevant to the operating mode. If the PHY has additional
bits to be presented on RXD[1:0] following the initial deassertion of CRS_DV, then the device will assert
CRS_DV on cycles of REF_CLK which present the second di-bit of each nibble and deassert CRS_DV on
cycles of REF_CLK which present the first di-bit of a nibble. For additional information, refer to the RMII
specification.
FIGURE 5-6:
RMII TIMING
TABLE 5-12:
RMII TIMING VALUES
Symbol
Description
Min.
Typ.
Max.
Unit
Note
tclkp
CLKIN period
20
ns
tclkh
CLKIN high time
tclkp * 0.35
tclkp * 0.65
ns
tclkl
CLKIN low time
tclkp * 0.35
tclkp * 0.65
ns
toval
RXD[1:0], RXER, CRS_DV output
valid from rising edge of CLKIN
15.0
ns
(see Note 1)
toinvld
RXD[1:0], RXER, CRS_DV output
invalid from rising edge of CLKIN
3.0
ns
(see Note 1)
tsu
TXD[1:0], TXEN setup time to ris-
ing edge of CLKIN
4.0
ns
(see Note 1)
tihold
TXD[1:0], TXEN input hold time
after rising edge of CLKIN
1.5
ns
(see Note 1)
tclkh
tclkl
tclkp
toval
toinvld
toval
toval
toinvld
tsu tihold
tsu tihold
tihold
tsu
tihold
CLKIN
(REF_CLK)
(INPUT)
RXD[1:0], RXER
(OUTPUTS)
CRS_DV
(OUTPUT)
TXD[1:0]
(INPUTS)
TXEN
(INPUT)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com