전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN91C111 데이터시트(PDF) 48 Page - Microchip Technology

부품명 LAN91C111
상세설명  10/100 Non-PCI Ethernet Single Chip MAC PHY
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN91C111 데이터시트(HTML) 48 Page - Microchip Technology

Back Button LAN91C111 Datasheet HTML 44Page - Microchip Technology LAN91C111 Datasheet HTML 45Page - Microchip Technology LAN91C111 Datasheet HTML 46Page - Microchip Technology LAN91C111 Datasheet HTML 47Page - Microchip Technology LAN91C111 Datasheet HTML 48Page - Microchip Technology LAN91C111 Datasheet HTML 49Page - Microchip Technology LAN91C111 Datasheet HTML 50Page - Microchip Technology LAN91C111 Datasheet HTML 51Page - Microchip Technology LAN91C111 Datasheet HTML 52Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 125 page
background image
LAN91C111
DS00002276A-page 48
 2011-2016 Microchip Technology Inc.
LS2B, LS1B, LS0B – LED select Signal Enable. These bits define what LED control signals are routed to the LEDB
output pin on the LAN91C111 Ethernet Controller. The default is 10/100 Link detected.
Reserved – Must be 0.
8.11
Bank 1 - Configuration Register
The Configuration Register holds bits that define the adapter configuration and are not expected to change during run-
time. This register is part of the EEPROM saved setup.
EPH Power EN - Used to selectively power transition the EPH to a low power mode. When this bit is cleared (0), the
Host will place the EPH into a low power mode. The Ethernet MAC will gate the 25Mhz TX and RX clock so that the
Ethernet MAC will no longer be able to receive and transmit packets. The Host interface however, will still be active
allowing the Host access to the device through Standard IO access. All LAN91C111 registers will still be accessible.
However, status and control will not be allowed until the EPH Power EN bit is set AND a RESET MMU command is
initiated.
NO WAIT - When set, does not request additional wait states. An exception to this are accesses to the Data Register if
not ready for a transfer. When clear, negates ARDY for two to three clocks on any cycle to the LAN91C111.
LS2B
LS1B
LS0B
LED Select Signal – LEDB
0
0
0
nPLED3+ nPLED0 – Logical OR of 100Mbps Link detected 10Mbps Link detected
(default)
0
0
1
Reserved
0
1
0
nPLED0 - 10Mbps Link detected
0
1
1
nPLED1 – Full Duplex Mode enabled
1
0
0
nPLED2 – Transmit or Receive packet occurred
1
0
1
nPLED3 - 100Mbps Link detected
1
1
0
nPLED4 - Receive packet occurred
1
1
1
nPLED5 - Transmit packet occurred
OFFSET
NAME
TYPE
SYMBOL
0
CONFIGURATION
REGISTER
READ/WRITE
CR
HIGH
BYTE
EPH
Power
EN
Reserved
Reserved
NO
WAIT
Reserved
GPCNTRL
EXT PHY
Reserved
10
1
0
0
0
0
0
LOW
BYTE
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
10
1
1
0
0
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com