전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN91C111 데이터시트(PDF) 93 Page - Microchip Technology

부품명 LAN91C111
상세설명  10/100 Non-PCI Ethernet Single Chip MAC PHY
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN91C111 데이터시트(HTML) 93 Page - Microchip Technology

Back Button LAN91C111 Datasheet HTML 89Page - Microchip Technology LAN91C111 Datasheet HTML 90Page - Microchip Technology LAN91C111 Datasheet HTML 91Page - Microchip Technology LAN91C111 Datasheet HTML 92Page - Microchip Technology LAN91C111 Datasheet HTML 93Page - Microchip Technology LAN91C111 Datasheet HTML 94Page - Microchip Technology LAN91C111 Datasheet HTML 95Page - Microchip Technology LAN91C111 Datasheet HTML 96Page - Microchip Technology LAN91C111 Datasheet HTML 97Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 125 page
background image
LAN91C111
DS00002276A-page 94
 2011-2016 Microchip Technology Inc.
12.4
EISA 32 Bit Slave
On EISA the LAN91C111 is accessed as a 32 bit I/O slave, along with a Slave DMA type "C" data path option. As an
I/O slave, the LAN91C111 uses asynchronous accesses. In creating nRD and nWR inputs, the timing information is
externally derived from nCMD edges. Given that the access will be at least 1.5 to 2 clocks (more than 180ns at least)
there is no need to negate EXRDY, simplifying the EISA interface implementation. As a DMA Slave, the LAN91C111
accepts burst transfers and is able to sustain the peak rate of one doubleword every BCLK. Doubleword alignment is
assumed for DMA transfers. The LAN91C111 will sample EXRDY and postpone DMA cycles if the memory cycle solicits
wait states.
FIGURE 12-2:
LAN91C111 ON ISA BUS
TABLE 12-3:
EISA 32 BIT SLAVE SIGNAL CONNECTIONS
EISA Bus Signal
LAN91C111 Signal
Notes
LA2-LA15
A2-A15
Address bus used for I/O space and register decoding, latched by
nADS (nSTART) trailing edge.
M/nIO
AEN
AEN
Qualifies valid I/O decoding - enabled access when low. These
signals are externally ORed. Internally the AEN pin is latched by
nADS rising edge and transparent while nADS is low.
Latched W-R
combined with
nCMD
nRD
I/O Read strobe - asynchronous read accesses. Address is valid
before its leading edge. Must not be active during DMA bursts if
DMA is supported.
A1-A15, AEN
RESET
nBE2, nBE3
D0-D15
INTR0
nRD
nWR
nBE0
nBE1
nLDEV
LAN91C111
A1-A15, AEN
RESET
VCC
D0-D15
IRQ
nIORD
nIOWR
A0
nSBHE
nIOCS16
O.C.
ISA BUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com