전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AM79C970 데이터시트(PDF) 26 Page - Advanced Micro Devices

부품명 AM79C970
상세설명  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970 데이터시트(HTML) 26 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 22Page - Advanced Micro Devices AM79C970 Datasheet HTML 23Page - Advanced Micro Devices AM79C970 Datasheet HTML 24Page - Advanced Micro Devices AM79C970 Datasheet HTML 25Page - Advanced Micro Devices AM79C970 Datasheet HTML 26Page - Advanced Micro Devices AM79C970 Datasheet HTML 27Page - Advanced Micro Devices AM79C970 Datasheet HTML 28Page - Advanced Micro Devices AM79C970 Datasheet HTML 29Page - Advanced Micro Devices AM79C970 Datasheet HTML 30Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 168 page
background image
P R E L I M I N A R Y
AMD
1-893
Am79C970
Basic Burst Write Cycles
The PCnet-PCI controller provides a burst mode to write
data to the receive buffer. The burst mode must be en-
abled by setting BWRITE in BCR18. All PCnet-PCI con-
troller burst write transfers are of the PCI command type
Memory Write (type 7). AD[1:0] will both be ZERO dur-
ing the address phase indicating a linear burst order. All
four byte enable signals will be ZERO during the data
phase as the PCnet-PCI controller always writes a full
32-bit word when in burst mode.
Figure 6 shows a typical burst write access. The PCnet-
PCI controller arbitrates for the bus, is granted access,
and writes four 32-bit words (DWORDs) from system
memory and then releases the bus. In this example, the
memory system extends the data phase of the first ac-
cess by one wait state. The following three data phases
take one clock cycle each, which is determined by the
timing of
TRDY.
18220C-8
FRAME
CLK
AD
IRDY
TRDY
C/
BE
DEVSEL
REQ
GNT
12345678
ADDR
DATA
DATA
DATA
0000
0111
10
9
PAR
PAR
PAR
PAR
PAR
DEVSEL is sampled by the PCnet-PCI controller.
DATA
PAR
Figure 6. Burst Write Cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com