WM9713 datasheet(55/111 Pages) WOLFSON

55 / 111 page

Preliminary Technical Data

WM9713L

PTD, March 2004, Rev 2.2

Figure 15 Typical Output Configuration

The presence of a headphone can be detected using one of GPIO1/6/7/8 (pins 44, 3, 11 & 12) and

an external pull-up resistor (see “Applications Information” section for a circuit diagram). When the

jack is inserted the GPIO is pulled low by a switch on the socket. When the jack is removed the

GPIO is pulled high by a resistor. If the JIEN bit is set, the WM9713L automatically switches between

headphone and any other output configuration, typically ear speaker or stereo speaker that has been

set up in the Powerdown and Output PGA Mux Select registers.

Note: The GPIO polarity can be inverted by setting register 4Eh.

In addition to the typical configuration explained above the WM9713L can also support automatic

switching between the following three configurations set as BTL ear speaker and headphone.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

24h

Output Volume

Mapping (Jack

Insert)

1:0

EARSPKSEL

00: Default, no ear speaker

configuration selected.

01: MONO and HPL driver selected as

BTL ear speaker.

10: OUT3 and HPL driver selected as

BTL ear speaker.

11: OUT4 and HPL driver selected as

BTL ear speaker.

Table 40 Ear Speaker Configuration

For example if OUT4 and HPL is selected as the BTL ear speaker, the user should select

EARSPKSEL = 3h, then OUT4 is tri-stated on jack insert to prevent sound across the ear speaker

during headphone operation and HPL volume is set to OUT4 volume on jack out to ensure correct

ear speaker operation. It should be noted that all other outputs except HPL, HPR and selected ear

speaker driver are disabled and internally connected to VREF on jack insert. This maintains VREF at

those outputs and helps prevent pops when the outputs are enabled.

Finally if the user wishes to DC couple the headphone outputs the user needs to select between

OUT3 and OUT4 as the mid-rail output buffer driver. The selected mid-rail output buffer is enabled on

jack insert. On jack out it defaults to whatever configuration has been set up in the Powerdown and

Output PGA Mux Select registers.

WM9713 데이터시트(PDF) 55 Page - Wolfson Microelectronics plc

WM9713 데이터시트(HTML) 55 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL