| 전자부품 데이터시트 검색엔진 |
|
LIS2HH12 데이터시트(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LIS2HH12 데이터시트(HTML) 32 Page - STMicroelectronics |
|
32 / 47 page ![]() Register description LIS2HH12 32/47 DocID025344 Rev 5 ODR [2:0] is used to set the power mode and ODR selection. The following table lists the bit settings for power-down mode and each available frequency. The BDU bit is used to inhibit the update of the output registers until both upper and lower register parts are read. In default mode (BDU = ‘0’) the output register values are updated continuously. When the BDU is activated (BDU = ‘1’), the content of the output registers is not updated until both MSB and LSB are read which avoids reading values related to different sample times. Table 24. ODR register setting ODR2 ODR1 ODR0 Power-down and ODR selection 0 0 0 Power-down 0 0 1 10 Hz 0 1 0 50 Hz 0 1 1 100 Hz 1 0 0 200 Hz 1 0 1 400 Hz 1 1 0 800 Hz 1 1 1 N.A. Table 25. Low-pass cutoff frequency in high resolution mode (HR = 1) HR CTRL2 (DFC [1:0]) LP cutoff freq. [Hz] 1 00 ODR/50 1 01 ODR/100 1 10 ODR/9 1 11 ODR/400 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |