전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F411RET6 데이터시트(PDF) 142 Page - STMicroelectronics

부품명 STM32F411RET6
상세설명  ARM® Cortex®-M4 32b MCUFPU, 125 DMIPS, 512KB Flash, 128KB RAM, USB OTG FS, 11 TIMs, 1 ADC, 13 comm. interfaces
PDF  149 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F411RET6 데이터시트(HTML) 142 Page - STMicroelectronics

Back Button STM32F411RET6 Datasheet HTML 138Page - STMicroelectronics STM32F411RET6 Datasheet HTML 139Page - STMicroelectronics STM32F411RET6 Datasheet HTML 140Page - STMicroelectronics STM32F411RET6 Datasheet HTML 141Page - STMicroelectronics STM32F411RET6 Datasheet HTML 142Page - STMicroelectronics STM32F411RET6 Datasheet HTML 143Page - STMicroelectronics STM32F411RET6 Datasheet HTML 144Page - STMicroelectronics STM32F411RET6 Datasheet HTML 145Page - STMicroelectronics STM32F411RET6 Datasheet HTML 146Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 149 page
background image
Recommendations when using the internal reset OFF
STM32F411xC STM32F411xE
142/149
DocID026289 Rev 6
Appendix A
Recommendations when using the internal
reset OFF
When the internal reset is OFF, the following integrated features are no longer supported:
The integrated power-on-reset (POR)/power-down reset (PDR) circuitry is disabled.
The brownout reset (BRO) circuitry must be disabled. By default BOR is OFF.
The embedded programmable voltage detector (PVD) is disabled.
VBAT functionality is no more available and VBAT pin should be connected to VDD.
A.1
Operating conditions
Table 87. Limitations depending on the operating power supply range
Operating
power supply
range
ADC
operation
Maximum
Flash memory
access
frequency
with no wait
state
(fFlashmax)
Maximum
Flash memory
access
frequency
with no wait
states(1) (2)
1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no
wait state is required.
2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does
not impact the execution speed from Flash memory since the ART accelerator allows to achieve a
performance equivalent to 0 wait state program execution.
I/O operation
Possible
Flash memory
operations
VDD = 1.7 to
2.1 V(3)
3. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to
Section 3.15.1: Internal reset ON).
Conversion
time up to
1.2 Msps
20 MHz(4)
4. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and
power.
100 MHz with
6 wait states
No I/O
compensation
8-bit erase and
program
operations only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com