| 전자부품 데이터시트 검색엔진 |
|
PC87309VLJ 데이터시트(PDF) 176 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87309VLJ 데이터시트(HTML) 176 Page - National Semiconductor (TI) |
|
176 / 192 page ![]() Device Specifications 176 www.national.com 10.3.6 Receiver Timing Standard Mode 1. This is internal timing and is therefore not tested. 2. Not tested. Guaranteed by design. Symbol Parameter Min Max Unit tRAI1 Delay from Active Edge of RD to Reset IRQ 78 nsec tRAI2 Delay from Active Edge of RD to Reset IRQ 78 nsec tRAI3 Delay from Active Edge of RD to Reset IRQ 78 nsec tRINT Delay from Inactive Edge of RD (RD LSR) to Reset IRQ 55 nsec tSCD Delay from RCLK to Sample Time1 41 nsec tSINT Delay from Stop bit to Set Interrupt2 2 Baud Output Cycles RCLK Sample CLK RDR LSI RD (RD RBR) RD (RD LSR) Interrupt Interrupt tSINT tRINT tRAI1 tSCD 8 CLKS ACTIVE ACTIVE SIN DATA (5-8) STOP Sample Clock |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |