| 전자부품 데이터시트 검색엔진 |
|
PC87309VLJ 데이터시트(PDF) 177 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87309VLJ 데이터시트(HTML) 177 Page - National Semiconductor (TI) |
|
177 / 192 page ![]() Device Specifications 177 www.national.com FIFO Mode Note: If SCR0 = 1, then tSINT = 3 RCLKs. For a time-out interrupt, tSINT = 8 RCLKs. Time-Out Mode Note: If SCR0 = 1, then tSINT = 3 RCLKs. For a time-out interrupt, tSINT = 8 RCLKs SIN Sample Clock Trigger Interrupt tRAI2 Data (5-8) Stop Active Active LSI Interrupt RD (RD LSR) RD (RD RBR) (FIFO at or above Trigger Level) (FIFO Below Trigger Level) Level tRINT tSINT Note tRAI3 Active tRINT tSINT Active Active Top Byte of FIFO Stop Note tSINT Previous Byte Read From FIFO SIN Sample Clock Time-Out or Interrupt LSI Interrupt RD (RD LSR) RD (RD RBR) (FIFO at or above Trigger Level) (FIFO Below Trigger Level) Trigger Level |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |