 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PC87309VLJ 데이터시트(PDF) 180 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87309VLJ 데이터시트(HTML) 180 Page - National Semiconductor (TI) |
|
|
180 / 192 page  Device Specifications 180 www.national.com 10.3.10 FDC DMA Timing 1. tDRP and tICP are defined in TABLE "" on page 171. 2. Only in case of pending DRQ. 3. Values shown are with the FIFO disabled, or with FIFO enabled and THRESH = 0. For nonzero values of THRESH, add (THRESH x 8 x tDRP) to the values shown. 4. The active edge of RD or WR and TC is recognized only when DACK is active. Symbol Parameter Min Max Unit tKI DACK Inactive Pulse Width 25 nsec tKK DACK Active Pulse Width 65 nsec tKQ DACK Active Edge to DRQ Inactive 65 nsec tQK DRQ to DACK Active Edge 10 nsec tQP DRQ Period (Except Non-Burst DMA) 8 x tDRP 1 tQQ DRQ Inactive Non-Burst Pulse Width 300 4002 nsec tQR DRQ to RD, WR Active 15 nsec tQW DRQ to End of RD, WR (DRQ Service Time) (8 x tDRP) − (16 x tICP) 13 tQT DRQ to TC Active (DRQ Service Time) (8 x tDRP) − (16 x tICP) 1 3 tRQ RD, WR Active Edge to DRQ Inactive 4 65 nsec tTQ TC Active Edge to DRQ Inactive 75 nsec tTT TC Active Pulse Width 50 nsec tQK tKQ tQP tTT tKK tQR tQQ tKI tQW tRQ tQT tTQ DRQ DACK RD, WR TC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
