전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ISO8200BQ 데이터시트(PDF) 16 Page - STMicroelectronics

부품명 ISO8200BQ
상세설명  Galvanic isolated octal high-side smart power solid state-relay
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ISO8200BQ 데이터시트(HTML) 16 Page - STMicroelectronics

Back Button ISO8200BQ Datasheet HTML 12Page - STMicroelectronics ISO8200BQ Datasheet HTML 13Page - STMicroelectronics ISO8200BQ Datasheet HTML 14Page - STMicroelectronics ISO8200BQ Datasheet HTML 15Page - STMicroelectronics ISO8200BQ Datasheet HTML 16Page - STMicroelectronics ISO8200BQ Datasheet HTML 17Page - STMicroelectronics ISO8200BQ Datasheet HTML 18Page - STMicroelectronics ISO8200BQ Datasheet HTML 19Page - STMicroelectronics ISO8200BQ Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 37 page
background image
Functional description
ISO8200BQ
16/37
DocID027303 Rev 4
6
Functional description
6.1
Parallel interface
Smart parallel interface built-in ISO8200BQ offers three interfacing signals easily managed
by a microcontroller.
The LOAD
signal enables the input buffer storing the value of the channel inputs.
The SYNC
signal copies the input buffer value into the transmission buffer and manages
the synchronization between low voltage side and the channel outputs on the isolated side.
The OUT_EN signal enables the channel outputs.
An internal refresh signal updates the configuration of the channel outputs with a frefresh
frequency. This signal can be disabled forcing low the SYNC
input when LOAD
is
high.
SYNC
and LOAD pins can be in direct control mode (DCM) or synchronous control
mode (SCM).
The operation of these two signals is described as follows:
Table 12: Interface signal operation (general)
LOAD
SYNC
OUT_EN
Device behavior
Don’t
care
Don’t
care
Low (1)
The outputs are disabled (turned off)
High
High
High
The outputs are left unchanged
Low
High
High
The input buffer is enabled
The outputs are left unchanged
High
Low
High
The internal refresh signal is disabled
The transmission buffer is updated
The outputs are left unchanged
Low
Low
High
The device operates in direct control mode as described in the
respective paragraph
Notes:
(1)The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.
6.1.1
Input signals (IN1 to IN8)
Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs.
Data are direct loaded on related outputs if SYNC
and LOAD
inputs are low (DCM
operation) or stored into input buffer when LOAD
is low and SYNC
is high.
6.1.2
Load input data LOAD
The input is active low; it stores the data from IN1 to IN8 into the input buffer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com