전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISO8200BQ 데이터시트(PDF) 4 Page - STMicroelectronics

부품명 ISO8200BQ
상세설명  Galvanic isolated octal high-side smart power solid state-relay
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ISO8200BQ 데이터시트(HTML) 4 Page - STMicroelectronics

  ISO8200BQ Datasheet HTML 1Page - STMicroelectronics ISO8200BQ Datasheet HTML 2Page - STMicroelectronics ISO8200BQ Datasheet HTML 3Page - STMicroelectronics ISO8200BQ Datasheet HTML 4Page - STMicroelectronics ISO8200BQ Datasheet HTML 5Page - STMicroelectronics ISO8200BQ Datasheet HTML 6Page - STMicroelectronics ISO8200BQ Datasheet HTML 7Page - STMicroelectronics ISO8200BQ Datasheet HTML 8Page - STMicroelectronics ISO8200BQ Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 37 page
background image
List of figures
ISO8200BQ
4/37
DocID027303 Rev 4
List of figures
Figure 1: Block diagram ..............................................................................................................................5
Figure 2: Pin connection (top through view) ...............................................................................................6
Figure 3: RDS(on) measurement..............................................................................................................12
Figure 4: dV/dT .........................................................................................................................................12
Figure 5: td(ON)-td(OFF) synchronous mode...........................................................................................13
Figure 6: td(ON)-td(OFF) direct control mode ..........................................................................................13
Figure 7: Watchdog behavior....................................................................................................................17
Figure 8: Output channel enable timing....................................................................................................17
Figure 9: Direct control mode IC configuration .........................................................................................18
Figure 10: Direct control mode time diagram ...........................................................................................19
Figure 11: Synchronous control mode IC configuration ...........................................................................20
Figure 12: Synchronous control mode time diagram ................................................................................21
Figure 13: Multiple device synchronous control mode .............................................................................21
Figure 14: Thermal status update (DCM) .................................................................................................22
Figure 15: Thermal status update (SCM) .................................................................................................22
Figure 16: Current limitation with different load conditions .......................................................................23
Figure 17: Thermal protection flowchart ...................................................................................................24
Figure 18: Thermal protection...................................................................................................................25
Figure 19: Reverse polarity protection......................................................................................................26
Figure 20: Reverse polarity protection on Vdd .........................................................................................27
Figure 21: Maximum demagnetization energy vs. load current, typical values Tamb= 125 °C ...............28
Figure 22: Supply voltage and power output conventions........................................................................29
Figure 23: Simplified thermal model .........................................................................................................30
Figure 24: TFQFPN32 package outline ....................................................................................................32
Figure 25: TFQFPN32 package detail outline ..........................................................................................33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com