TNETV1644ZDU6 datasheet(230/306 Pages) TI1

230 / 306 page

PCLK

(Positive Edge Clocking)

13, 31

PCLK

(Negative Edge Clocking)

11, 29

VCTL(A)

A. VCTL = HSYNC, VSYNC, LCD_FIELD, and LCD_OE

B. VDATA = COUT[7:0], YOUT[7:0], R[7:0], G[7:0], and B[7:0]

VDATA(B)

14, 32

12, 30

VPBECLK

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

Table 6-44. Switching Characteristics Over Recommended Operating Conditions for VPBE Control and

Data Output With Respect to PCLK and VPBECLK(1) (see Figure 6-25)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

PARAMETER

UNIT

MIN

MAX

td(PCLK-VCTLV)

Delay time, PCLK edge to VCTL valid

td(PCLK-VCTLIV)

Delay time, PCLK edge to VCTL invalid

2.5

td(PCLK-VDATAV)

Delay time, PCLK edge to VDATA valid

td(PCLK-VDATAIV)

Delay time, PCLK edge to VDATA invalid

2.5

td(VPBECLK-VCTLV)

Delay time, VPBECLK rising edge to VCTL valid

td(VPBECLK-VCTLIV)

Delay time, VPBECLK rising edge to VCTL invalid

2.5

td(VPBECLK-VDATAV)

Delay time, VPBECLK rising edge to VDATA valid

td(VPBECLK-VDATAIV)

Delay time, VPBECLK rising edge to VDATA invalid

2.5

(1)

PCLK may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the rising

edge of PCLK is referenced. When in negative edge clocking mode, the falling edge of PCLK is referenced.

Figure 6-25. VPBE Output Timing With Respect to PCLK and VPBECLK

230

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

TNETV1644ZDU6 데이터시트(PDF) 230 Page - Texas Instruments

TNETV1644ZDU6 데이터시트(HTML) 230 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL