전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L6717ATR 데이터시트(PDF) 52 Page - STMicroelectronics

부품명 L6717ATR
상세설명  Dynamic phase management
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6717ATR 데이터시트(HTML) 52 Page - STMicroelectronics

Back Button L6717ATR Datasheet HTML 48Page - STMicroelectronics L6717ATR Datasheet HTML 49Page - STMicroelectronics L6717ATR Datasheet HTML 50Page - STMicroelectronics L6717ATR Datasheet HTML 51Page - STMicroelectronics L6717ATR Datasheet HTML 52Page - STMicroelectronics L6717ATR Datasheet HTML 53Page - STMicroelectronics L6717ATR Datasheet HTML 54Page - STMicroelectronics L6717ATR Datasheet HTML 55Page - STMicroelectronics L6717ATR Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 57 page
background image
LTB Technology®
L6717A
52/57
DocID024465 Rev 1
12
LTB Technology®
LTB Technology
®
further enhances the performance of dual-edge asynchronous systems by
reducing the system latencies and immediately turning ON all the phases to provide the
correct amount of energy to the load. By properly designing the LTB network as well as the
LTB gain, the undershoot and the ring-back can be minimized also optimizing the output
capacitors count. LTB Technology
®
applies only to the CORE Section.
LTB Technology
®
monitors the output voltage through a dedicated pin detecting load-
transients with selected dV/dt, it cancels the interleaved phase-shift, turning-on
simultaneously all phases. it then implements a parallel, independent loop that reacts to
load-transients bypassing E/A latencies.
LTB Technology
®
control loop is reported in
Figure 19.
Figure 19. LTB Technology® control loop (CORE section)
The LTB detector is able to detect output load transients by coupling the output voltage
through an R
LTB
- C
LTB
network. After detecting a load transient, the LTB Ramp is reset and
then compared with the COMP pin level. The resulting duty-cycle programmed is then OR-
ed with the PWMx signal of each phase by-passing the main control loop. All the phases will
then be turned-on together and the EA latencies results bypassed as well.
Sensitivity of the load transient detector can be programmed in order to control precisely
both the undershoot and the ring-back.
R
LTB
- C
LTB
is designed according to the output voltage deviation dV
OUT
which is desired
the controller to be sensitive as follow:
LTB technology® design tips.
Decrease R
LTB
to increase the system sensitivity making the system sensitive to
smaller dV
OUT
.
Increase C
LTB
to increase the system sensitivity making the system sensitive to
higher dV/dt.
Ref
FB
COMP
VSEN
PWM
L/N
ESR
C
O
d V
COMP
V
OUT
Z
F(s)
Z
FB(s)
VID
Monitor
R
LTB
C
LTB
PWM_BOOST
LTB Ramp
LTB
LT Detect
LT Detect
R
LTB
dVOUT
25
μA
------------------
=
C
LTB
1
2
π NR
LTB
F
SW
⋅⋅
--------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com