L6717ATR datasheet(23/57 Pages) STMICROELECTRONICS

23 / 57 page

DocID024465 Rev 1

23/57

L6717A

Hybrid CPU support and CPU_TYPE detection

transition for the addressed section(s) or, more in general, react to the sent command

accordingly. Refer to

Figure 7, Table 8 and Table 9 for details about the set VID command.

L6717A is able to manage individual power OFF for both the sections. The CPU may issue

a serial VID command to power OFF or power ON one section while the other one remains

powered. In this case, the PWRGOOD signal remains asserted.

Figure 7. SVI communications - send byte

Table 8. SVI send byte - address and data phase description

bits

Description

Address phase

6:4

Always 110b.

Not applicable, ignored.

CORE section

(1)

If set then the following data byte contains the VID code for CORE section.

Assertion in both bit 1 and 0 will address the VID code to both CORE and NB simultaneously.

NB section

(1)

If set then the following data byte contains the VID code for NB section.

Data phase

PSI_L flag (Active low).When asserted, the VR is allowed to enter power-saving

mode. See

Section 5.4.3.

6:0

VID code. See

Table 9.

SVC

SVD

START

110b

ACK

Slave Addressing

(7 Clocks)

654

WRITE

(1Ck)

ACK

(1Ck)

Data Phase

(8 Clocks)

ACK

(1Ck)

STOP

START

SLAVE ADDRESSING + W

ACK

DATA PHASE

ACK

STOP

BUS DRIVEN BY L6717

BUS DRIVEN BY MASTER (CPU)

L6717ATR 데이터시트(PDF) 23 Page - STMicroelectronics

L6717ATR 데이터시트(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL