SPC560P50L5 datasheet(80/112 Pages) STMICROELECTRONICS

80 / 112 page

Electrical characteristics

SPC560P44Lx, SPC560P50Lx

80/112

Doc ID 14723 Rev 9

The filter at the input pins must be designed taking into account the dynamic characteristics

of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the

sampling capacitance: CS and CP2 being substantially two switched capacitances, with a

frequency equal to the ADC conversion rate, it can be seen as a resistive path to ground.

For instance, assuming a conversion rate of 1 MHz, with CS+CP2 equal to 3 pF, a resistance

of 330 k

Ω is obtained (REQ = 1 / (fc × (CS+CP2)), where fc represents the conversion rate at

the considered channel). To minimize the error induced by the voltage partitioning between

this resistance (sampled voltage on CS+CP2) and the sum of RS + RF, the external circuit

must be designed to respect the Equation 4:

Equation 4

Equation 4 generates a constraint for external network design, in particular on resistive

path.

Figure 16.

Input equivalent circuit

---------------------

•

---LSB

RSW1

CP2

VDD

Sampling

Source

Filter

Current Limiter

EXTERNAL CIRCUIT

INTERNAL CIRCUIT SCHEME

CP1

RAD

Channel

Selection

RS: Source impedance

RF: Filter resistance

CF: Filter capacitance

RL: Current limiter resistance

RSW1: Channel selection switch impedance

RAD: Sampling switch impedance

CP: Pin capacitance (two contributions, CP1 and CP2)

CS: Sampling capacitance

SPC560P50L5 데이터시트(PDF) 80 Page - STMicroelectronics

SPC560P50L5 데이터시트(HTML) 80 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL