SPC560P50L5 datasheet(81/112 Pages) STMICROELECTRONICS

81 / 112 page

SPC560P44Lx, SPC560P50Lx

Electrical characteristics

Doc ID 14723 Rev 9

81/112

A second aspect involving the capacitance network shall be considered. Assuming the three

capacitances CF, CP1 and CP2 are initially charged at the source voltage VA (refer to the

equivalent circuit reported in Figure 16): A charge sharing phenomenon is installed when

the sampling phase is started (A/D switch closed).

Figure 17.

Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

●

A first and quick charge transfer from the internal capacitance CP1 and CP2 to the

sampling capacitance CS occurs (CS is supposed initially completely discharged):

considering a worst case (since the time constant in reality would be faster) in which

CP2 is reported in parallel to CP1 (call CP = CP1 + CP2), the two capacitances CP and

CS are in series, and the time constant is

Equation 5

Equation 5 can again be simplified considering only CS as an additional worst

condition. In reality, the transient is faster, but the A/D converter circuitry has been

designed to be robust also in the very worst case: the sampling time TS is always much

longer than the internal time constant:

Equation 6

The charge of CP1 and CP2 is redistributed also on CS, determining a new value of the

voltage VA1 on the capacitance according to Equation 7:

VA1

VA2

VCS

Voltage Transient on CS

ΔV < 0.5 LSB

τ1 < (RSW + RAD) CS << TS

τ2 = RL (CS + CP1 + CP2)

()

•

---------------------

•

()

•

SPC560P50L5 데이터시트(PDF) 81 Page - STMicroelectronics