 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST7MC1K2 데이터시트(PDF) 323 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2 데이터시트(HTML) 323 Page - STMicroelectronics |
|
|
323 / 371 page  Obsolete Product(s) - Obsolete Product(s) ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto Electrical characteristics 323/371 12.5.4 Clock security system with PLL Table 201. PLL characteristics Symbol Parameter Min Typ Max Unit fOSC PLL input frequency range 7 8 MHz Output frequency Output frequency when the PLL attains lock 16 MHz tLock PLL lock time (Locked = 1) 50 100 µs Jitter Jitter in the output clock 2 % fCPU CPU clock frequency when VCO is connected to ground (ICD internal clock or back up oscillator) 3MHz Table 202. Clock detector characteristics Symbol Parameter Min Typ Max Unit fDetect Detected minimum input frequency 500(1) 1. Data based on characterization results, not tested in production. kHz tsetup Time needed to detect OSC1 (or OSCIN) once CKD is enabled 3µs thold Time needed to detect that OSC1 (or OSCIN) stops 3µs Obsolete Product(s) - Obsolete Product(s) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
